Ece 2103 Digital

📂 0 Subfolders📂 4 Subfolders•📄 0 Notes📄 99 Notes

📁 Cheatsheets

0 notes1 note

📁 Foysal Sir

0 notes36 notes
00 Chapter 5 Active-Recall Diagnostic Quiz
05 Chapter Map - Sequential Logic & Flip-Flops
5.01 Sequential Logic Fundamentals, Latches & Flip-Flops (SR & JK)
5.02 Flip-Flop Variants (Master-Slave JK, T & D Flip-Flops) & Triggering Mechanics
5.03 Flip-Flop Conversions & Functional Transformation Mechanics
5.04 Synchronous Sequential Circuit Analysis & Synthesis
5.05 State Reduction Algorithms & Output Sequence Analysis
5.06 Chapter 5 Master PYQ Solutions & Synthesis Puzzles
5.07 Sequential Architecture, Triggering Mechanics & Race-Around Analysis
5.08 Flip-Flop Mathematical Derivations & Transformation Proofs
5.09 Sequential Design Blueprints, Serial Adder & State Algorithms
00 Chapter 6 Active-Recall Diagnostic Quiz
06 Chapter Map - Registers & Counters
6.01 Registers, Parallel Load & Shift Register Dynamics
6.02 Asynchronous (Ripple) Counters & Propagation Delay Calculations
6.03 Synchronous Counter Design (Sequence, Code & BCD Counters)
6.04 Specialized Counters (Up-Down, Johnson, Ring & Mod-N ICs)
6.05 Chapter 6 Master PYQ Solutions & Counter Puzzles
6.06 Register Architectures, Parallel Load & Shift Register Topologies
6.07 Ripple Counters, Delay Timing Equations & Truncated Moduli
6.08 Synchronous Counter Synthesis, Lock-Out & Specialized Counters
00 Chapter 7 Active-Recall Diagnostic Quiz
07 Chapter Map - Multivibrators, Memory & Converters
7.01 Multivibrator Topologies (Astable, Monostable, Bistable & 555 Timer)
7.02 Semiconductor & Magnetic Memory Systems
7.03 Digital-to-Analog Converters (DAC Topologies & Analysis)
7.04 Analog-to-Digital Converters (ADC Topologies & Applications)
7.05 Chapter 7 Master PYQ Solutions & Converter Puzzles
7.06 Semiconductor & Magnetic Memory Core Operations
7.07 Multivibrator Waveforms, 555 Timer & Timing Derivations
7.08 Digital-to-Analog Converters (DAC Topologies & Proofs)
7.09 Analog-to-Digital Converters (ADC Topologies & SAR Search)
04 Master Glossary & Formula Sheet for Instructor 2
Chapter 5 - Sequential Logic & Flip-Flops
Chapter 6 - Registers & Counters
Chapter 7 - Multivibrators, Memory & Converters

📁 Sharif Sir

0 notes56 notes
01 Chapter Map - Number Systems & Arithmetic
1.01 Positional Number Systems & Base Conversions
1.02 Base Complements & Subtraction Mechanics
1.03 Signed Representation, Overflow & Two's Complement
02 Chapter Map - Digital Codes & Error Detection
2.01 BCD & Weighted Digital Codes
2.02 Excess-3 Code & Self-Complementing Logic
2.03 Gray Code & Code Conversions
2.04 Error Control, Parity Generators & Checkers
03 Chapter Map - Boolean Algebra & Logic Simplification
3.01 Boolean Algebra Foundations & Duality Principle
3.02 Boolean Algebra Significance & Circuit Minimization
3.03 SOP, POS, Canonical & Standard Forms
3.04 Mathematical Conversions & Expansion of SOP and POS
3.05 Karnaugh Map (K-Map) Optimization & Don't Care States
3.06 Tabular Method (Quine-McCluskey) & Prime Implicants
3.07 Boolean Algebra Puzzles & Exam Proofs
04 Chapter Map - Universal Gates & Advanced Logic Families
4.01 Digital Systems & Signal Propagation
4.02 Universal Logic Gates & 2-Level Implementations
4.03 BJT as NOT Gate & Inverter Operation
4.04 Diode Logic & DTL Logic Families
4.05 TTL Logic Families & Open Collector Bus Systems
4.06 CMOS Logic & Logic Gate Characteristics
4.07 Logic Analysis, Switching Circuits & Positive-Negative Logic
05 Chapter Map - Combinational Circuit Design
5.01 Arithmetic Circuits, Multipliers & Comparators
5.02 Code Converters & Data Routing Implementations
5.03 Tree Networks (Cascading MUX, Decoders & DeMUX)
5.04 Programmable Logic Devices (ROM & PLA)
5.05 Application-Specific Word Problems
5.06 Combinational Hardware Edge Cases & Logic Synthesis
01 Digital Systems & Signal Propagation
02 BJT as NOT Gate & Inverter Operation
03 Logic Gate Characteristics & Buffer Gates
04 BCD and Weighted Digital Codes
05 Excess-3 Code & Self-Complementing Logic
06 Gray Code & Code Conversions
07 Boolean Algebra Foundations & Duality Principle
08 Boolean Algebra Significance & Circuit Minimization
09 XOR Gate Properties, Parity Generator & Error Checking
10 Universal Logic Gates (NAND & NOR Implementation)
11 SOP, POS, Canonical & Standard Forms
12 Mathematical Conversions & Expansion of SOP and POS
conversions-cheatsheet
proofs-derivations-ch2-ch3
Chapters 2 & 3 Theoretical Masterclass
ct topic
01 Chapter 1 - Number Systems & Arithmetic (Merged)
02 Chapter 2 - Digital Codes & Error Detection (Merged)
03 Chapter 3 - Boolean Algebra & Logic Simplification (Merged)
04 Chapter 4 - Universal Gates & Advanced Logic Families (Merged)
05 Chapter 5 - Combinational Circuit Design (Merged)
missed pyq across all chapters
missed_portions
misssed notes